職缺描述
1. Familiar with chip digital design flow, including RTL integration, simulation, STA, power analysis and post silicon debugging 2. Low power analysis, including pre-silicon power model creation and big data analysis 3. SoC architecture exploration and performance analysis experience is plus
收合內容